

Europäisches **Patentamt** 

European Patent Office

Office européen des brevets



Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application conformes à la version described on the following page, as originally filed.

Les documents fixés à cette attestation sont initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

98203302.9

Der Präsident des Europäischen Patentamts; Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets

C. PASTUREL

DEN HAAG, DEN THE HAGUE, LA HAYE, LE

12/01/99

EPA/EPO/OEB Form 1014 THIS PAGE BLANK (USPTO)



Europäisches **Patentamt** 

European **Patent Office**  Office européen des brevets

30/09/98

## Blatt 2 der Bescheinigung Sheet 2 of the certificate Page 2 de l'attestation

Anmeldung Nr.:

98203302.9 Application no.: Demande n\*:

Anmelder: Applicant(s): Demandeur(s):

STMicroelectronics S.r.l.

20041 Agrate Brianza (Milano)

ITALY

Bezeichnung der Erfindung: Title of the invention:

Titre de l'invention:

Emulated EEPROM memory device and corresponding method

In Anspruch genommene Prioriät(en) / Priority(ies) claimed / Priorité(s) revendiquée(s)

Staat

Tag: Date:

Aktenzeichen:

Anmeldetag: Date of filing:

Date de dépôt:

State:

File no.

Pays:

Numéro de dépôt:

Internationale Patentklassifikation: International Patent classification: Classification internationale des brevets:

Am Anmeldetag benannte Vertragstaaten: Contracting states designated at date of filing: AT/BE/CH/CY/DE/DK/ES/FI/FR/GB/GR/IE/IT/LI/LU/MC/NL/PT/SE Etats contractants désignés lors du depôt:

Bemerkungen: Remarks: Remarques:

THIS PAGE BLANK (USPTO)

# Emulated EEPROM memory device and corresponding method DESCRIPTION

#### Technical Field

The present invention relates to a method and device to emulate the features of a EEPROM memory device.

More specifically, the invention relates to an Emulated EEPROM memory device of the type included into a memory macrocell which is embedded into an integrated circuit comprising also a microcontroller and including a Flash EEPROM memory structure formed by a predetermined number of sectors.

The invention relates, particularly but not exclusively, to microcontroller electronic devices having an on-board resident memory. More specifically, the device may be a microcontroller or a microprocessor having a resident (on-board) and integrated memory macrocell circuit.

In the embodiment being described by way of example, the memory macrocell includes an embedded Flash memory portion to store programs and update codes for the microcontroller and an embedded EEPROM non-volatile memory portion to store data.

#### Background art

As is well known, modern microcontroller are provided with on-board memory circuits to store both programs and data on the same IC.

In this specific technical field there is a felt need to have at least an EEPROM portion of the memory macrocell to

STM003BEP/97AG299

STMicroelectronics S.r.1.

10

15

20

be used just as a non-volatile memory for parameter storage and for defining non-volatile pointers of the stored data.

However, Flash and EEPROM technologies are not compatible and the higher integration degree and much lower cost of the Flash devices would suggest to realize memory macrocell including just Flash memory cells.

The memory circuit structure should comprises three portions: a main Flash memory portion, a small OTP portion and an EEPROM memory portion.

10 The Flash memory portion should include at least four sectors.

Flash and EEPROM portions have respective sense amplifiers so that one memory portion can be read while the other memory portion is written. However, simultaneous Flash and EEPROM write operations are not allowed.

Neither erasing of the EEPROM portion is possible while writing on the Flash portion.

Flash memory devices may be electrically erased by erasing the whole memory portion; while the EEPROMs may be erased on a byte by byte basis.

The memory macrocell has a register interface mapped in the memory area. All the operations are enabled through two control registers, one register FCR for the Flash (and OTP) portion operations and another one ECR for the EEPROM portion operations.

The status of a write operation inside the Flash portion can be monitored by a dedicated status register.

A known prior art solution allows the above operations by

STM003BEP/97AG299

STMicroelectronics S.r.l.

15

5

using an EEPROM software emulation addressing two Flash sectors which are dedicated to EEPROM emulation.

At each data update a pointer is added to find the new data. When a Flash sector is full all the data are swapped to the other sector. An unused sector is erased in background.

This solution presents good cycling performances in the same few bytes are continuously updated.

However, there are also some drawbacks which are listed 10 hereinafter:

the best emulation is obtained by a huge managing software, at least 20Kbyte, which must be stored in the same memory circuit;

it might be necessary to wait for erase suspend before 15 accessing at the EEPROM for read and write operations;

a long read access time has been experimented.

A first object of the present invention is that of providing a new method for emulating an EEPROM memory portion by using a Flash memory portion.

20 A further object of the present invention is to provide an innovative system which allows a Flash memory portion to emulate EEPROM byte alterability.

Another object of the present invention is that of providing a memory device comprising a Flash memory portion which may be accessed as a EEPROM memory portion during read, write and crase operations.

A further object of the present invention is that of

STM003BEP/97AG299

STMicroelectronics S.r.l.

30-09-1998

providing microprocessor or a microcontroller having an onboard memory portion including Flash sectors EEPROM byte alterability.

#### Summary of the invention

The solution idea on which the invention is based is that of providing an EEPROM hardware emulation of a Flash memory portion.

According to this solution idea, the technical problem is by an integrated memory device οĩ previously indicated and characterized in that at least two 10 sectors of the Flash memory structure are used to emulate EEPROM byte alterability.

The feature and advantages of inventive method and device will appear from the following non-limiting description of 15 a preferred embodiment given by way of example with reference to the annexed drawings.

## Brief description of the drawings

Figures 1 shows a schematic diagram of a memory macrocell including a Flash memory portion and an EEPROM hardware emulation according to the present invention;

Figure 2 shows a schematic diagram of the inside structure of the EEPROM emulated memory portion according to the invention;

Figure 3 shows a simplified and schematic view in greater 25 detail of the EEPROM portion structure;

Figure 3A shows a simplified and schematic view of a register interface associated to the memory macrocell of Figure 1;

STM003BEP/97AG299

STMicroelectronics S.r.l.

Figure 3B reports in a table form the addresses and size of each memory sector:

Figures 3C, 3D and 3E show a schematic view of a Flash Control Register of an EEPROM Control Register and of a Flash Status Register respectively;

Figure 4 is a high level flow-chart representing the steps of a method in accordance with the present invention;

Figure 4A shows a simplified and schematic view of a register interface associated to the EEPROM emulated portion of the present invention;

Figure 4B reports in a table form the addresses and size of each EEPROM memory sector;

Figures 4C, 4D and 4E show a schematic view of a ....Flash Control Register of an EEPROM Control Register and of a Flash Status Register respectively;

Figures 5 to 12 show simplified and schematic views of a series of updating phases concerning the EEPROM sectors of the memory macrocell according to the invention;

Figure 13 is a diagram of the write time versus the memory 20 size for the memory of the present invention;

Figure 14 shows a simplified and schematic view of a state machine controlling an address counter inside the memory macrocell of the present invention.

## Detailed description

25 With reference to the annexed drawing, with I is globally indicated a memory macrocell which is realized according to the present invention by a Flash EEPROM memory structure

STM003BEP/97AG299

STMicroelectronics S.r.l.

5

10

30-09-1998

5

including an emulated EEPROM memory portion 2.

The memory macrocell 1 is embedded into an integrated circuit comprising also a microcontroller. The invention is specifically, but not exclusively, provided for an integrated microcontroller having an on-board non-volatile memory portion.

However, the principle of the invention may also be applied to an integrated memory circuit structure.

The memory macrocell 1 comprises a main 128 Kbyte Flash memory structure formed by a predetermined number of sectors, two of which are used to emulate EEPROM byte alterability. More specifically 8 Kbyte of the Flash memory portion are used to emulate 1 kbyte of an EEPROM memory portion.

15 Four sectors are provided for the Flash memory portion: a first 64 Kbyte sector F0; a second 48 Kbyte sector F1; a third 8 Kbyte sector F2 and a fourth 8 Kbyte sector F3.

A fifth 4 Kbyte sector F4 represents and corresponds to a first EEPROM emulated sector E0, while a sixth 4 Kbyte sector F5 represents and corresponds to a second emulated EEPROM sector E1.

An 8 Kbyte test portion 3 of the Flash memory macrocell 1 is provided to store test flags.

Sense amplifiers circuit portions 4 and 5 are provided at opposite sides of the memory macrocell 1, as shown in Figure 1.

Those sense amplifiers are connected to a program/erase controller 6 which cooperates with a dedicated registers

STM003BEP/97AG299

interface 7 through a RAM buffer 8.

A 256 words ROM 9 is also connected to the controller 6.

The first and second EEPROM emulated sectors EO, E1 are each divided in four blocks BLOCK O, ..., BLOCK3 of the same size. Figure 2 shows schematically the emulated EEPROM structure.

Each block is divided in up to sixtyfour pages and each page is formed by sixteen bytes.

According to the present invention, at each page update selected page data are moved to the next free block. When a sector is full, all the pages are swapped to the other sector.

Figure 3 shows a simplified and schematic view in which each block includes only four pages instead of the sixtyfour pages above mentioned. This simplified layout is used just to explain the EEPROM hardware emulation according to the invention.

Now, with specific reference also to the example of figure 5, the page updating procedure will be disclosed.

20 Each page inside each block must be identified to know in which block the updated page is. In this respect, a group of non-volatile pointers is used.

In each EEPROM sector E0, E1 some additional non-volatile memory locations are provided. Those locations are not accessible by the user.

Those locations are 256 Byte for each sector EO, El and are more than the amount strictly necessary to store the pointers. Only 66 locations are effectively used; 64 for

STM003BEP/97AG299

STMicroelectronics S.r.l.

5

the page pointers (one for each page) and other two for indicating the updating status of the other sector.

The above memory locations are programmed in the single bit mode (bit by bit); in other words, at each updating step different locations are programmed to "0" since in a Flash memory portion it's not possible to overwrite a memory location without a previous erasing of that location, but this would involve loosing also the user's information.

The registers writing strategy must keep in consideration the fact that when a sector is erased even the registers included in that sector are erased too.

Therefore, the content of non-volatile registers is also stored in volatile memory locations to allow an efficient addressing of the EEPROM user's space.

- The erasing phase is a time consuming operation for the periods of time which are normally acceptable for writing an EEPROM allocation. That's why the erasing phase is divided in a number of step corresponding to the number of blocks, which are four in this example.
- In this manner the EEPROM sector complementary to the one under updating will be surely erased even in the worst case in which the same page is continuously updated. In other words, after four writing phases a swap on the other sector is required.
- 25 According to the invention, the specific erasing phase is divided in four steps providing respectively:
  - a pre-programming phase to "0" of half a sector;
  - a subsequent pre-programming to "0" of the other half

STM003BEF/97AG299

sector;

- erasing plus erasing verify on a sample of cells;
- full erasing.
- Moreover, since the EEPROM updating phase may require a certain number of steps, it has been provided for the setting of a one bit flag when the updating phase is started and for the setting of a different one bit flag when the updating phase is completed. This facilitates the recovery operation in case of a fault during updating.
- 10 Let's now consider the example of Figure 14 showing a state machine 15 (PEC) controlling an address counter 20 which receives as input control signals CTL\_SIGN, INCREMENT coming from the state machine 15.
- The address counter 20 is output connected to an internal address bus 21 which is inside the memory macrocell 1.

The address counter 20 doesn't correspond to the usual address counter included into a Flash memory since it receives also control signals from the state machine 15 in order to control the loading of hard-coded addresses in volatile or non-volatile registers 25. The registers 25 may be read and updated by the microcontroller during a reset phase or by the state machine 15 after an EEPROM update.

The address bus 21 is connected to the input of a 16byte RAM buffer 22 which is used for the page updating of the EEPROM. This RAM buffer 22 includes also two additional byte 23, 24 to store the page address during the page updating phase and the swap step.

When the user's program requires to write one or more byte

STM003BEP/97AG299

STMicroelectronics S.r.l.

20

5

in the EEPROM memory portion, the RAM buffer 22 is charged. Each charged memory location of the RAM buffer 22 has a supplementary bit TOBEPROG which is set so that the state machine 15 is able to complete the charging phase with "old" data in non-flagged locations just checking the content of the TOBEPROG bit during a sub-routine "Page Buffer Filling" as will be later explained.

The state machine 15 is active for instance in controlling the EEPROM page updating phase through an algorithm which will be disclosed in detail hereinafter.

Flash and EEPROM memories operations are controlled through the register interface 7 mapped in memory, see for instance the segment 22h in Figure 3A.

Flash Write Operations allows to program (from 1 to 0) one or more bytes or erase (from 0 or 1 to 1) one or more sectors.

EEPROM Write Operations allows to program (from 0 or 1 to 0 or 1) one or more bytes or erase all the memory (from 0 or 1 to 1).

20 Set Protection Operations allows to set Access, Write or Test Mode Protections.

As previously disclosed, the memory 1 comprises three portions: four main Flash sectors F0, F1, F2 and F3 for code, a small OTP zone included into the Flash and an EEPROM portion 2. Figure 3B reports in a table form the addresses and size of each memory sector.

The last four bytes of the OTP area (211FFCh to 211FFFh)

STM003BEP/97AG299

STMicroelectronics S.r.1.

5

10

are reserved for the Non-Volatile Protection Registers and cannot be used as storage area.

The Flash memory portion, including the OTP, and the EEPROM have duplicated sense amplifiers 4, 5, so that one can be read while the other is written. However simultaneous Flash and EEPROM write operations are forbidden.

Both Flash and EEPROM memories can be fetches. Reading operands from Flash or EEPROM memories is achieved simply by using whatever microcontroller addressing mode with the Flash and in the EEPROM memory as source.

Writing in the Flash and in the EEPROM memories are controlled through the register interface 7 as explained hereinafter.

The memory macrocell 1 has a register interface 7 mapped in the memory space indicated with the segment 22h. All the operations are enabled through two control registers; A FCR (Flash Control Register) for the Flash (and OTP) operations and an ECR (EEPROM Control Register) for the EEPROM operations. Those registers are shown in Figures 3C and 3D respectively,

The status of a write operation inside the Flash memory can be monitored through a dedicated status registers: FSR (Flash Status Register) shown in Figure 3E.

## 1) FLASH MEMORY OPERATIONS

25 Four Write Operations are available for the Flash memory portion: Byte program, Page Program, Sector Erase and Chip Erase. Each operation is activated by a sequence of three

STM003BEP/97AG299

#### instructions:

10

	OR	FCR,	#OPMASK	;	Operation selection
	LD	ADD,	#DATA	i	Address and Data load
5	OR	FCR,	#080h	;	Operation start

The first instruction is used to select the desired operation, by setting bits FBYTE, FPAGE, FSECT or FCHIP of FCR. The second instruction is used to choose the address to be modified and the data to be programmed. The third instruction is used to start the operation (set of bit FWMS of FCR).

FWMS bit and the Operation Selection bit of FCR are automatically reset at the end of the Write operation.

Once selected, but non yet started (FWMS bit still reset), one operation can be cancelled by resetting the Operation Selection bit. The eventually latched addresses and data will be reset.

In the following, when non differently specified, let's suppose than the Data Page Pointer DPRO has been set so to point to the desired 16Kbyte block to modify, while DPRI has been set so to point to the Register interface:

	SPP LD	#21 R241,	#089h	; ;	MMU paged registers Register Interface
25	LD LD	R240, R240, R240,	#000h #001h #002h	;	1st 16K page of Flash 0 2nd 16K page of Flash 0
	LD LD	R240, R240,	#003h #004h	; ; ;	3rd 16K page of Flash 0 4th 16K page of Flash 0 1st 16K page of Flash 1
30	LD LD LD	R240, R240, R240, R240,	#005h #006h #00 <b>7</b> h #084h	; ; ;	2nd 16K page of Flash 1 3rd 16K page of Flash 1 Flash 2 and Flash 3 OTP

STM003BEP/97AG299

#### A) Byte Program

The Byte program operation allows to program 0s in place of 1s.

5 OR 0400h, #010h; Set FBYTE in FCR LD 03CA7h, #D6h; Address and Data load OR 0400h, #080h; Set FWMS in FCR

The first instruction is used to sclect the Byte Program operation, by setting bit FBYTE of FCR. The second instruction is used to specify the address and the data for the byte programming. The third instruction is used to start the operation (set of bit FWMS of FCR).

If more than one pair of address and data are given, only the last pair is taken into account. It's not necessary to use a word-wide instruction (like LDW) to enter address and data: only one byte will be programmed, but is unpredictable to know if it will be the low or the high part of the word (it depends on the addressing mode chosen).

20 After the second instruction the FBUSY bit of FCR is automatically set. FWMS, FBYTE and FBUSY bits of FCR are automatically reset at the end of the Byte program operation (10 μs typical).

The Byte Program operation is allowed during a Sector Erase Suspend, and of course not in a sector under erase.

#### B) Page Program

The Page Program operation allows to program Os in place of

STM003BEP/97AG299

STMicroelectronics S.r.l.

:30- 9-98 :

1s. From 1 to 16 bytes can be stored in the internal Ram before to start the execution.

```
OR
             0400h,
                      #040h
                                       Set FPAGE in FCR
 5
    LD
             028B0h, #0F0h
                                       1st Address and Data
    LD
             028B1h, #0E1h
                                       2nd Add and Data (Opt.)
    LD
             028B2h, #0D2h
                                      3rd Add and Data (Opt.)
    LD
             028Bxh, #0xxh
                                      xth Add and Data (Opt.)
                               ;
10
     . . .
    I'D
             028beh, #01Eh
                                       15th Add and Data (Opt.)
    LD
             028bfh, #00Fh
                               ;
                                       16th Add and Data (Opt.)
    OR
             0400h.
                      #080h
                                      Set FWMS in FCR
```

- The first instruction is used to select the Page Program 15 by setting bit FPAGE of FCR. The instruction is used to specify the first address and the firs data to be programmed. This second instruction can be optionally followed by up to 15 instructions of the same kind, setting other addresses and data to be programmed. All the addresses must belong to the same page (only the 20 four LSBs of address can change). Data contained in page addresses that are not entered are left unchanged. third instruction is used to start the operation (set of bit FWMS of FCR).
- 25 If one address is entered more than once inside the same loading sequence, only the last entered data is taken into account. It is allowed to use word-wide instructions (like LDW) to enter address and data.
- After the second instruction the FBUSY bit of FCR is automatically set. FWMS, FPAGE and FBUSY bits of FCR are automatically reset at the end of the Page Program operation (160 us typical).

STM003BEP/97AG299

The Page Program operation is not allowed during a Sector Erase Suspend.

### C) Sector Erase

The Sector Erase operation allows to erase all the Flash locations to Offh. From 1 to 4 sectors to be simultaneously erased can be entered before to start the execution. This operation is not allowed on the OTP area. It is not necessary to pre-program the sectors to OOh, because this is done automatically.

```
લુવુ
        #21
                                  MMU paged registers
                            į
LD
        R240.
                  #000h
                                  1st 16K page of Flash 1
LD
        R242,
                  #004h
                                  1st 16K page of Flash 2
                            ï
LD
        R243,
                  #007h
                                  Flash 2 and Flash 3
```

15 First DPRO is set to point somewhere inside the Flash sector 0, DPR2 inside Flash sector 1, DPR3 inside Flash sectors 2 and 3. DPR1 continues to point to the Register interface.

```
20
    OR
             04000h,
                       008h
                                       Set FSECT in FCR
    LD
             00000h.
                       000h
                                ;
                                       Flash 0 selected
    LD
             08000h,
                       000h
                                       Flash 1 selected (Opt. 9)
                                ;
    LD
             00000h,
                       000h
                                       Flash 2 selected (Opt. 9)
    LD
             0E000h,
                      000h
                                       Flash 3 selected (Opt. 9)
25
    OR
             04000h.
                      080h
                                       Set FWMS in FCR
```

The first instruction is used to select the Sector Erase operation, by setting bit FSECT of FCR. The second instruction is used to specify an address belonging to the first sector to be erased. The specified data is don't care. This second instruction can be optionally followed by up to three instructions of the same kind, selecting other sectors to be simultaneously erased. The third instruction

STM003BEP/97AG299

STMicroelectronics S.r.1.

30

5

is used to start the operation (set of bit FWMS of FCR).

Once selected, one sector cannot be deselected. The only way to deselect the sector, it to cancel the operation, by resetting bit FSECT. It is allowed to use word-wide instructions (like LDW) to select the sectors.

After the second instruction the FBUSY bit of FCR is automatically set. FWMS, FSECT and FBUSY bits of FCR are automatically reset at the end of the Sector Erase operation (1,5 s typical).

The Sector Erase operation can be suspended in order to read or to program data in a sector not under erase. The Sector Erase operation is not allowed during a Sector Erase Suspend.

## C.1) Sector Erase Suspend/Resume

15 The Sector Erase Suspend is achieved through a single instruction.

OR 0400h, #004h ; Set FSUSP in FCR

This instruction is used to suspend the Sector Erase operation, by setting bit FSUSP of FCR. The Erase Suspend operation resets the Flash memory to normal read mode (automatically resetting bits FWMS and FBUSY) in a maximum time of 15us. Bit FSECT of FCR must be kept set during the Sector Erase Suspend phase: if it is software reset, the Sector Erase operation is cancelled and the content of the sectors under erase is not guaranteed.

When in Sector Erase Suspend the memory accepts only the

STM003REP/97AG299

following operations: Read, Sector Erase Resume and Byte program. Updating the EEPROM memory is not possible during a Flash Sector Erase Suspend.

The Sector Erase operation can be resumed through two 5 instructions:

AND 04000h, #0FBh ; Reset FSUSP in FCR 04000h, #080h ; Set FWMS in FCR

The first instruction is used to end the Sector Erase 10 Suspend phase, by resetting bit FSUSP of FCR. The second instruction is used to restart the suspended operation (set of bit FWMS of FCR). After this second instruction the FBUSY bit of FCR automatically set again.

## D) Chip Erase

The Chip Erase operation allows to erase all the Flush locations to Offh. This operation is simultaneously applied to all the 4 Flash sectors (OTP area excluded). It is not necessary to pre-program the sectors to OOh, because this is done automatically.

OR 04000h, #020h ; Set FCHIP in FCR OR 04000h #080h ; Set FWMS in FCR

The first instruction is used to select the Chip Erase operation, by setting bit FCHIP of FCR. The second instruction is used to start the operation (set of bit FWMS of FCR).

It is not allowed to set the two bits (FCHIP and FWMS) with the same instruction.

STM003BEP/97AG299

STMicroelectronics S.r.1.

After the second instruction the FBUSY bit of FCR is automatically set. FWMS, FCHIP and FBUSY bits of FCR are automatically reset at the end of the Chip Erase operation (3 s typical).

The Chip Erase operation cannot be suspended. The Chip Erase operation is not allowed during a Sector Erase Suspend.

## 2) EEPROM MEMORY OPERATIONS

Two Write Operations are available for the EEPROM memory:

10 Page Update and Chip Erase. Each operation is activated by
a sequence of three instructions:

	OR	ECR,	#OPMASK	<i>;</i>	Operation selection
15	LD OR	ADD, ECR.	#DATA #080h	;	Address and Data load
		Den,	#00011	į	Operation start

The first instruction is used to select the desired operation, by setting bits EPAGE or ECHIP of ECR. The second instruction is used to choose the address to be modified and the data to be programmed. The third instruction is used to start the operation (set of bit EWMS of ECR).

EWMS bit and the Operation Selection bit of ECR are automatically reset at the end of the Write operation.

Once selected, but not yet started (EWMS bit still reset), one operation can be cancelled by resetting the Operation Selection bit. The eventually latched addresses and data will be reset.

STM003BEP/97AG299

STMicroelectronics S.c.1.

In the following, when not differently specified, let's suppose that the Data Page Pointer DPRO has been set so to point to the EEPROM to modify, while DPRI has been set so to point to the Register interface:

5

SPP	#21	#089h	;	MMU paged registers
LD	R241,		;	Register Interface
LD	R240,	#088h	;	EEPROM

10 It's important to note that the EEPROM operations duration are related to the EEPROM size, as shown in the table of Figure 4B.

#### A) Page Update

04001h,

OR

The page Update operation allows to write a new content.

Both 0s in place of 1s and 1s in place of 0s. From 1 to 16 bytes can be stored in the internal Ram buffer before to start the execution.

Set EPAGE in ECR

```
20
    LD
             001C0g,
                       #0FOh
                                      1st Address and Data
    LD
             001C1h,
                       #0E1h
                                      2nd Add and Data (opt.)
    LD
             001C2h,
                      #0D2h
                                      3rd Add and Data (opt.)
    LD
                      #0xxh
             001Cxh,
                                      xth Add and Data (opt.)
25
    LD
             001ceh,
                      #01Eh
                                ;
                                      15th Add and Data (opt.)
    LD
             001cfh,
                      #00Fh
                                      16th Add and Data (opt.)
    OR
             04001h,
                      #080h
                                      Set EWMS in ECR
```

ï

#040h

The first instruction is used to select the Page Update Operation, by setting bit EPAGE of EVR. The second instruction is used to specify the first address and the first data to be modified. This second instruction can be optionally followed by up to 15 instructions of the same kind, setting other addresses and data to be modified. All

STM003BEP/97AG299

the addresses must belong to the same page (only the four LSBs of address can change). Data contained in page addresses that are not entered are left unchanged. The third instruction is used to start the operation 8set of bit EWMS of ECR).

If one address is entered more than once inside the same loading sequence, only the last entered data is taken into account. It is allowed to use word-wide instructions (like LDW) to enter address and data.

10 After the second instruction the EBUSY bit of FCR is automatically set. EWMS, EPAGE and EBUSY bits of ECR are automatically reset at the end of the Page Update operation (30 ms typical).

The Page Update operation is not allowed during a Flash 15 Sector Erase Suspend.

#### B) Chip Erase

The Chip Erase operation allows to erase all the EEPROM locations to Offh.

20 OR 04001h, #020h ; Set ECHIP in ECR OR 04001h, #080h ; Set EWMS in ECR

The first instruction is used to select the Chip Erasc operation, by setting bit ECHIP of ECR. The second instruction is used to start the operation (set of bit EWMS of ECR).

It is not allowed to set the two bits (ECHIP and EWMS) with the same instruction.

STM003BEP/97AG299

STMicroelectronics S.r.l.

After the second instruction the EBUSY bit of ECR is automatically set. EWMS, ECHIP and EBUSLY bits of ECR are automatically reset at the end of the Chip Erase operation (70 ms typical).

5 The Chip Erase operation cannot be suspended. The Chip Erase operation is not allowed during a Flash Sector Erase Suspend.

## 3) Protections Operations

Only one Write Operation is available for the Non Volatile Protection Registers: Set Protection operation allows to program Os in place of 1s. From 1 to 4 bytes can be stored in the internal Ram buffer before to start the execution. This operation is activated by a sequence of 3 instructions:

OR FCR, #002h; Operation selection LD ADD, #DATA; Address and Data load OR FCR, #080h; Operation start

The first instruction is used to select the Set protection 20 operation, by settling bit PROT of FCR. The instruction is used to specify the first address and the first data to be programmed. This second instruction can be optionally followed by up to three interactions of the same kind, setting other addresses and data to be programmed. 25 A11 the addresses must belong to the Non Protection registers (only the two LSBs of address can change). Protection Registers contained in addresses that are not entered are left unchanged. Content of not selected bits inside selected addresses are left unchanged, too. The 30 third instruction is used to start the operation (set of

STM003BEP/97AG259

5

- 22 -

bit FWMS of FCR).

If one address is entered more than once inside the same loading sequence, only the last entered data is taken into account. It is allowed to use word-wide instructions (like LDW) to enter address and data.

After the second instruction the FBUSY bit of FCR is automatically set. FWMS, PROT and FBUSY bits of FCR are automatically reset at the end of the Set protection operation (40  $\mu$ s typical).

Once selected, but not yet started (FWMS bit still reset), the operation can be cancelled by resetting PROT bit. The eventually latched addresses and data win be reset.

The Set Protection operation is not allowed during a Sector Erase Suspend.

- In the following, when not differently specified, let's suppose that the Data Page pointer DPRO has been set so to point to the OTP area to modify, while DPR1 has been set so to point to the Register interface:
- 20 SFP #21 ; MMU paged registers LD R241, #089h; Register Interface LD R240, #084h; OTP

There are three kinds of protections: access protection, write protections and test modes disabling.

## 3.1) Non Volatile Registers

The protection bits are stored in the last four locations

STM003BEP/97AG299

of the OTP area (from 211FFCh to 211FFFh), as shown in Figure 4A. All the available protections are forced active during reset, then in the initialisation phase they are read from the OTP area.

5 The four Non Volatile Registers used to store the protection bits for the different protection features are one Time Programmable.

The access to these registers is controlled by the protections related to the OTP area where they are mapped.

## 10 3.2) Sat Access Protections

The Access Protections are given by bits APRA, APRO, APBR, APEE, APEX of NVAPR.

OR 04000h, #002h; Set PROT in FCR
15 LD 01FFCh, #0F1h; Prog WPRS3-1 in NVWPR
OR 04000h, #080h; Set FWMS in FCR

The first instruction is used to select the Set Protection operation, by setting bit PROt of FCR. The second instruction is used to specify the NVAPR address and the new protection content to be programmed. The third instruction is used to start the operation (set of bit FWMS of FCR).

## 3.3) Set Write Protections

The Write Protections are given by bits WPBR, WPEE, WPRS3-0 of NVWPR.

OR 04000h, #002h ; Set Prot in FCR LD 01FFDh, #0F1h ; Prog WPRS3-1 in NVWPR

STM003BEP/97AG299

STMicroelectronics S.r.1.

30-09-1998

10

OR 04000h, #080h ; Set FWMS in FCR

The first instruction is used to select the Set Protection operation, by setting bit PROT of FCR. The second instruction is used to specify the NVWPR address and the new protection content to be programmed. The third instruction is used to start the operation (set of bit FWMS of FCR).

The Write Protections can be temporary disabled by executing the Set Protection operation and writing 1 into these bits.

OR 01000h, #002h; Set Prot in FCR LD 01FFDh, #0F2h; Prog WPRS0 in NVWPR; Temp Unprotected WPRS1 01000h, #080h; Set FWMS in FCR

The Non Volatile content of the temporary unprotected bit remains unchanged, but now the content of the temporary unprotected sector can be modified.

To restore the protection it needs to reset the micro or to execute another Set protection operation and write 0 into this bit.

## 3.4) Disable Test Modes

The Test Mode Protections are given by bits TMDIS and PWOK of NVWPR.

OR 04000h, #002h ; Set PROT in FCR LDW 01FFEh, #05A7Ch ; Prog NVPWD1-0 OR 04000h, #080h ; Set FWMS in FCR

The first instruction is used to select the Set Protection

STM003BEP/97AG299

STMicroelectronics S.r.l.

operation, by setting bit PROT of FCR. The second instruction must be word-wide and it is used to specify the NVPWD1-0 address and the password to be programmed. The third instruction is used to start the operation (set of bit FWMS of FCR). The second instruction automatically forces TMDIS bit of NVWPR to be programmed.

Once disabled the Test Modes can be enabled again only by repeating the disable test mode sequence with the right Password. If the given data is matching with the programmed password in NVPWD1-0, bit PWOK of NVWPR is programmed and Test Modes Are enabled again.

If the given data is not matching, one of bits PWT2-0 of NVAPR is programmed. After three unmatching trials, when all bits PWT2-0 are programme, Test Modes are disabled for ever.

Just as an example, hereinafter a program erase controller algorithm for the Flash/EEPROM macrocell 1 is reported. This algorithm uses a call subroutine instructions named CAL and return from subroutine instructions named RET with four nested levels allowed.

## Available Instructions:

```
ALT
              input
                      ; Wait for input at 1
     CMP
              input
                      ; Compare input and set a flag if 1 (x3 instructions:
25
                       three CMPi are existing, CMP1, CMP2, CMP3)
     JMP
                      : Jump to label
              label
     JIF
             label
                      ; Jump to label if Flag = 1
     JFN
             label
                      ; Jump to label if Flag - 0
     CAI.
                      ; Call subr. (Store PC, Inc. SP and Jump to label)
             label
30
     CTE.
             label
                      ; Call subr. if Flag = 1
     RET
                      ; Return from subr. (Dec. SP and Jump to stored P(:)
              output; Set output at 1 (x5 instructions: 5 STOi instr. are
     STO
     existing, STO1, STO2, ... STO5) (this instr. is used to activate any
     Output signal of the PEC);
```

35

10

15

20

STM003BEP/97AG299

EP98203302.9 (19-

## Input Variables:

```
= No variables => Realize a NOP with CMP NOTHING;
      NOTHING
      ALLO
                  = AllO phase active
      ALLERASED
                  = All sectors erased
                  - Data verified equal to the Larget
      DATOOK
      ENDPULSE
                  = End of Prog or Erase pulse
      ERSUSP
                  Erase Suspended
      LASTADD
                  = Last Row or Column
      LASTSECT
                  = Last Sector
10
                  .. Reached maximum tentative number allowed
     MAXTENT
     NORMOR
                  = Normal Read conditions restored
     SOFTP
                  - Soft Program phase active
     SUSPREQ
                 = Erase Suspend request pending
                 . Sector to be erased or byte to be programmed
     TOBEMOD
1.5
                 = Verify voltage reached by Vpcx;
     VPCOK
                 = Flash Byte Prog operation active or RECYCLE test mode
     BYTERCY FF
     CHIPER_EE
                 ≃ EEPROM Chip Erase operation active
     CSERASE FF
                 Flash Sector/Chip Erase operation active
20
     NEWFRPHO
                 = Erase phase 1-3 active
     NEWERPH1
                 = Erase phase 2-3 active
     NEEDERASE

    Unused sector erase needed

     NEEDSWAP
                 = Sector Swap needed
     PAGERG FE
                 = EEPROM Page Update operation active
25
                 # Flash Page Prog operation active or NOSOFTFtest mode
     PAGENSE FF
     SELPAGE
                 = Selected Page to update
     SWAPFAIL
                 = Swap error => autosuspend needed;
```

## Output Variables:

```
30
      NOTHING
                  = No variables => Used to reset other variables;
      ALLO
                  = Start/Stop All0 phase (toggle)
      CUIRES
                  = Reset Command Interface and PEC
      ERASE
                  = Start/Stop Erase phase (toggle)
      HVNEG
                  = Start Erase pulse
35
      INCCOLM
                  = Increment Column Address
      INCROW
                  - Increment Row Address
      INCSECT

    Increment Sector Address

      INCTENT
                  = Increment tentative number
     LOADADD
                  - Load column address from RAM BUFFER
40
     LOADSECT
                 = Load sector address from RAM BUFFER
     PROGRAM
                  - Start Prog pulse
     READSUSP
                 = Stop the clock during erase suspend
     RESFLAG
                 = Fliminate current sector from the list to be crased
                 = Start/Stop Soft Program phase (toggle)
     SOFTP
45
                 = Store column address in RAM BUFFER
     STOREADD
     SWXATVCC
                 - Switch Vpcx at Vcc (read voltage)
     VERIFY
                 = Set Verify mode
     VPCYON
                 = Switch On/Off Vpcy pump (toggle);
50
     ENDSWAP
                 - Reset NEEDSWAP
                                     (toggle)
     FORCESWAP
                 = Force NEEDSWAP=1 (toggle)
     INCPAGE
                 = Increment Page address
     LDDATA
                 - Load data from RAM buffer
```

STM003BEP/97AG299

```
LDNVCSS
                 = 1.oad NVCSS address (from hardware)
     LDNVESP
                 = Load NVESP address (from hardware)

    Load Old sector address (from hardware)

     LOOLDSECT
     LDPAGE
                 = Load Page address from RAM BUFFER
 5
     LDPAGE2
                 = Load Page address from RAM BUFFER (for Sector Swap)
                 - Load VCSS address (from hardware)
     LDVCSS
     LDVESP
                 = Load VESP address (from hardware)
                = Start/Stop Page Program phase (toggle)
     PAGE
     READ
                = Set/Reset read conditions (toggle)
10
     STOREDATA
                = Store read data into the RAM buffer
     STOREPAGE
                - Store page address in RAM BUFFER
     STOREPAGE2 = Store page address in RAM BUFFER (for Sector Swap)
                = Store Protection data into the RAM buffer
     STOREPROT
     STORESECT
                = Store sector address in RAM BUFFER
15
     SWAP
                = Set/Reset Sector Swap phase (toggle)
     WRITEVS
                = Write Volatile Status;
     Possible Operations:
     Flash Byte Program
                                                   (1 nesting level)
20
     Flash Page Program
                                                   (2 nesting levels)
     Flash Chip/Sector Erase
                                                   (3 nesting levels)
     Flash Byte Program while Erase Suspend (4 nesting levels)
     Set Protections
                                                   (2 nesting levels)
2.5
     EEPROM Page Update
                                                   (4 nesting levels)
     EEPROM Chip Erase
                                                   (4 nesting levels)
     CODE SIZE = 251 lines;
     In this example, only EEprom Page Update will be described
     MAIN PROGRAM:
30
     CMP
            PAGEPG EE
                                 EEPROM Chip Update op. selected ?
     JIF
                                If yes jump to EEPROM Chip update routine
            epqupd
                           ;
     JMP
            main
                                 If no, then loop
     SUBROUTINES:
        SDELAY (the PEC clock is used to count a delay for
35
     analog signals settling)
     CMP
            NOTHING
                        ; NOP: delay cycle
     CMP
            NOTHING
                       ; NOP: delay cycle
```

; NOP: delay cycle

; NOP: delay cycle

; 4 NOP + 1 CAL + 1 RET = 6 NOP

STM003BEP/97AG299

NOTHING

NOTHING

STMicroelectronics S.r.l.

CMP

CMP

RET

:30- 9-98 :

```
2) PROGRAM I BYTE (every byte is continuously programmed up
to a positive verify test)
```

```
sbytepg
 5
     STO
              VER1 FY
                           ; Verify Data to be programmed
     CMP
             DATOOK
                           ; Compare read data with 00h
     JUE
             sbpend
                           ; If DATOOR 1
                                          * Return (the data is already OK)
     STO
             PROGRAM
                           ; If DATOOK 0 > Apply Proq police
     ALT
                           ; Wait for end of Prog pulse
             ENDPULSE
10
     STO
             INCTENT
                           ; If no increment tentative number
     CMP
             MAXTENT
                           ; Compare tentative number with maximum allowed
     J F'N
             abyt epg
                           ; If MAXTENT O as Retry
     abpend RET
                                 ; II MAXTERT I II DATOOK=1 ** Return
```

#### 15 3) PROGRAM 1 PAGE

```
spagepg
     STO
              LODATA
                            ; Read Data and Flag TOBEPRC: from RAM buffer
     CMP
              TOBEMOD
                           ; Byte to be programmed ?
20
     .TFN
                          ; If no increment column
              sppince
     apphyre
     CAL
              sbyt epg
                           # Byte Program
     Sppince
     STO
              INCCOLM
                          ¿ Increment Column address
25
     CMP
              LASTADD
                          ; Last column ?
     JFN
                          7 If no iestart program
              apagopg
     RET
                        : It yes Return
```

#### 4) PROGRAM I SECTOR

```
30
     sasentpq
     CAL
              shytepg
                           7 Byte Program
     STO
              INCROW
                           / Indrement row
     CME
              LASTADD
                           7 Trast Row ?
     JIN
              ssect pa
                          : If no continue AllO
35
     CMP
              NOTHING
                          ; NOP: delay cyclo
     STO
              JINCCOLM
                           : Increment Column address
     CMP
              LASTADD
                           7 last column ?
     JFN
              ascot pg
                          :11 no program again
     RET
                           ; It yes keturn:
```

40 5) ERASE VERIFY 1 SECTOR (the sector is erased, road and verified byte after byte and after every crasing pulse starting from the last non erased byte; the subroutine terminates when the last byte of the sector is erased)

```
15
     serviv
     STO
              VERTEY
                           ; Verify Data to be erased
     CMP
             DATOOK
                           ; Compare read Data with OFFh
```

STM003BEP/97AG299

```
JFN
            sevend
                         ; If DATOOK=0 => Return
    STO
            INCROW
                         ; If DATOOK=1 => Increment Row
    CMP
            LASTADD
                          ; Last Row ?
    JFN
            servfy
                         ; If no continue Erase Verify phase
5
    STO
            INCCOLM
                         ; If yes increment Column address
    CMP
            LASTADD
                         ; Last Column ?
    JEN
            servfy
                         ; If no continue Erase Verify phase
    STO
            RESFLAG
                         ; If yes the current sector is grased
    sevand
            RET
                         : Return
```

#### 10 EEPROM ROUTINES

1) PAGE BUFFER FILLING. This routine is used to fill all not selected addresses of the selected page with the old data written in those locations. Old Data are read from the old locations (using actual EESECT and EEBCK<1:0>, the Volatile registers) using normal read conditions (Vpcx=4.5V) forced through signal READ.

Once Stored the old data in Ram, the local flag TOBEPROG for that byte is automatically set.

```
20
     ebuffil
     STO
              READ
                             ; Enter Read mode conditions
     ebfloop
     STO
              LDUATA
                           ; Read flag TOBEPROG from RAM buffer
     CMP
              TOBEMOD
                           ; Byte to be programmed ?
25
     JIF
              ebfincc
                           ; If yes increment column
     STO
              VERIFY
                           ; If no Read Old Data (STO3)
     STO
                           ; Store Old Data in Ram Bufrer (STO2)
              STOREDATA
     ebfince
     STO
              INCCOLM
                           ; Increment Column address (STO5)
30
     CMP
              LASTADD
                           ; Last column ?
     JFN
              ebfloop
                           ; If no continue RAM tilling
     STO
             READ
                           ; If yes exit Read mode
     RET
                           ; Return
```

2) NON VOLATILE STATUS PROGRAM. This routine is used to 35 program the Non Volatile Status Pointers NVESP, NVCSSO, NVCSS1.

```
estprg
CAI. sbytepg ; Non Volatile Status Program
CMP NOTHING ; NOP: delay cycle
RET ; Return
```

STM003BEP/97AG299

EP98203302.9 39+

```
PAGE PROGRAM. This routine is used to program a Page
taking the data from the RAM buffer. At first not selected
page address in the Ram buffer are filled with the last
valid data. Then the VIRG bit in NVESP is programmed
notify that the page program operation is started. Then
after the page programming, the USED bit in
                                               NVESP
programmed to notify that the operation is concluded.
the end also the Volatile Block Pointers are updated
```

```
10
     epagepg
     STO
              STOREPAGE
                          ; Store current Page Address in RAM
     CVL
              ebuffil
                         ; Fill-in not selected page address
     STO
                         ; Load New NVESP address for current page
              LDNVESP
     CAL
                          ; NVESP Program (VIRG bit)
              estprg
15
     STO
              LDPAGE
                          ; Load New Page address from RAM
     CAL
              spagepg
                          ; Page Program
     STO
                          ; Load New NVESP address for current page
              LUNVESP
     CAL
                          ; NVESP Program (USED bit)
              estprg
     STO
              LDVESP
                          ; Load VESP address for current page (STO2)
2C
     STO
             WRITEVS
                          ; Write Volatile Status BCK<1:0> (STOJ)
     RET
                          ; Return
```

4) SECTOR SWAP. This routine is used when in the current sector the 4 blocks for the selected page are already used. In this case the selected page is programmed in the new sector and all the other unselected pages must be swapped 25 to the new sector.

SWAP=1 forces TOBEPROG=0 => in ebuffil routine all the Page data are copied into the RAM buffer

CHIPER\_EE=1 forces TOBEPROG=1 => in ebuffil routine all the data in the Ram buffer are kept at FFh (reset value). 30

CHIPER\_EE=1 forces SELPAGE=0 => no page selected

```
esecswp
               SWAP, PAGE; Enter Sector Swap (STO4)
      STO
35
      esspage
      STO
               LDPAGE2
                            ; Read selected page address from RAM (STO1)
     CMP
               SELPAGE
                            ; Current page is the selected for update ?
     JIE
                            ; If yes increment page
; If no Page Program
               essincp
     CAL.
               cpagepg
```

STM003BEP/97AG299

```
essincp
    STO
             INCPAGE
                         ; Increment Page
    CMP
             LASTADD
                         ; Last Page ?
    J E'N
             esspage
                         ; If no swap current page
5
    CMP
             SWAPFAIL
                         ; Swap fail ?
    JIF
             sexit
                         ; If yes autosuspend
    STO
                         ; Exit Sector Swap phase
             SWAP, PAGE
    RET
                         ; Return
```

5) PROGRAM ALLO. This routine is used for program Allo This routine automatically program bit ACT of unused sector when the sector swap is done.

```
callo
     STO
              ALLC
                           ; Enter AllO phase (STO4)
15
     STO
              LDOLDSECT
                           ; Load Old Sector address (STO1)
     CAL
                          ; Sector Program
              asectpg
     STO
              ALLO
                           / Exit AllO phase
     RET
                           ; Return
```

6) ERASE. This routine is used for erase. Erase verify is 20 made before the first erase pulse, since during Erase phase 3, the initial cells status is unknown.

```
eerase
      STO
              ERASE
                             ; Enter Erase phase (STO4)
25
      STO
              LDOLDSECT
                             ; Load Old Sector address (STO1)
      eervfy
      CAL
              servty
                            ; Erase Verify on all sector
      CMP
              ALLERASED
                            ; All sector erased ?
      JIF
              eerend
                            ; If yes exit erase phase
30
      eerpul
      STO
              HVNEG
                            ; If no apply Erase pulse
      ALT
              ENDPULSE
                            ; Wait for end of Erase pulse
      CMI
              NOTHING
                            ; NOP: reset the counter when HVNEG \cdot \mathbf{I}
      STO
              INCTENT
                            ; Increment tentative number
35
     CMP
              MAXTENT
                            ; Compare tentative number with maximum
     allowed
     JFN
                            : If MAXTENT=0 -> erase verify
              eerviy
     eerend
     STO
              ERASE
                            ; If MAXTENT=1 => exit Erase phase
40
     RET
                            ; Return
```

7) SECTOR ERASE. This routine is used to enter the needed erase phase on the unused sector, as explained by the following table:

STM003BEP/97AG299

```
EPH<3:0>
               EEERPH<1:0>
                            NEWERPH<1:0>
                                          NEEDSWAP
                                                    NEEDERASE
                                                               Er Phase
        0000
                  11
                                  00
                                           0
                                                       0
                                                                 None
        0000(1111) 11
                                  00
                                           1
                                                       1
                                                                   O
 5
        1110
                  00
                                  01
                                           0
                                                       1
                                                                   1
        1100
                  01
                                  10
                                           0
                                                       1
                                                                   2
       1000
                  10
                                  11
                                                       1
                                                                   3
     Erase phase 0 makes the Allo on the second half (status
     included) (second half is programmed first just because it
10
     includes at the end of its 'address space' the NV status,
     whose bits must be programmed as soon as possible)
     Erase phase 1 makes the AllO on the first half.
     Erase phase 2 makes the Erase with verification of status
15
     Erase phase 3 completes the Erase
     esecter
     STO
             LDNVCSS
                           Load NVCSSO address
20
     CAL
                            NVCSSO Program (bit EPHS<3:0>)
             estprg
     CMP
             NEWERPH1
     JEN
             eseph01
                            If NEWERPH<1:0>=0X => Enter Erase Phase 0-1
     CAL
             eerase
                          ; If NEWERPH<1:0>=1X => Enter Erase Phase 2-3
     CMP
             NEWERPHO
25
     JFN
                          ; If NEWERPH<1:0>=10 => Exit Erase Phase 2-3
             eseend
     eseph0]
     CAL
             eall0
                          ; Program AllO (needed before any erase)
     eseend
     STO
             LDNVCS5
                           Load NVCSSO address
30
     CAL
             estprq
                          : NVCSSO Program (bit EPHE<3:0>)
     STO
             LDVCSS
                         ; Load VCSSO address (STO2)
     STO
             WRITEVS
                         ; Write Volatile Status ERPH<1:0> (STO3)
     CMP
             NEEDSWAP
     JFN
             eseret
                         ; If NEEDSWAP=0 => exit Sector Erase
35
     STO
             ENDSWAP
                         ; If NEEDSWAP=1 => ENDSWAP rosets NEEDSWAP
     JMP
                         ; Program NVCSS1 (CUR bit) and VCSS1 (EESECT)
             eseend
     eserct
     RET
                       ; Return
     8) PAGE UPDATE. This routine is used to handle all the data
     transfers between blocks and sectors when an update of a
40
     page of the EEPROM is needed
     epgupd
     ALT
             VPCOK
                          ; Wait for Vpcx verity voltage (was Read mode)
45
     STO
             STOREPAGE2
                            Store Page address in RAM (Sect Swap) (STO2)
     STO
             PAGE
                            Enter Page Program phase (STO4)
     CAL
                          ; Selected Page Program
             epagepg
     STO
             PAGE
                          ; Exit Page Program phase
     CMP
             NEEDSWAP
                            EEPROM Sector Swap needed ?
50
     CLF
             esecswp
                            If yes Sector Swap
     CMP
             NEEDERASE
                            Unused Sector Erase needed ?
```

; Unused Sector Erase

STM003BEP/97AG299

esecter

;

STMicroelectronics S.r.1.

CLF

JMP sexit ; Exit Page Update

The memory device and the method according to the invention allow a totally hardware emulation of an EEPROM memory portion.

5 No access differences are detectable between the emulated memory portion according to the invention and a standard EEPROM memory.

An immediate EEPROM access is available during the reading and writing phases of the emulated memory portion 2.

10 A further advantage is given by the Flash code execution running during EEPROM modify phase.

30-09-1998

5

10

20

25

### CLAIMS

### What we claim is:

- 1. Emulated EEPROM memory device of the type included into a memory macrocell (1) which is embedded into an integrated circuit comprising also a microcontroller and including a flash EEPROM memory structure formed by a predetermined number of sectors (F0, F1, F2, F3, F4, F5), characterized in that at least two sectors (E0, E1) of the flash memory structure are used to emulate EEPROM byte alterability.
- 2. Emulated EEPROM memory device according to claim 1, characterized in that said EEPROM byte alterability is emulated by hardware means.
- 3. Emulated EEPROM memory device according to claim 1, 15 characterized in that 8 Kbyte of the Flash memory portion are used to emulate 1 kbyte of an EEPROM memory portion.
  - 4. Emulated EEPROM memory device according to claim 1, characterized in that first and second EEPROM emulated sectors (E0, E1) are each divided in a pre-determined number of blocks (BLOCK 0, ..., BLOCK3) of the same size and each block is divided in pages.
  - 5. Emulated EEPROM memory device according to claim 1, characterized in that a state machine (15) is provided for controlling an address counter (20) which is output connected to an internal address bus (21) running inside the memory macrocell (1), said address counter (20) receiving control signals from the state machine (15) in order to control the loading of hard-coded addresses in volatile or non-volatile registers (25) which are read and

STM003BEP/97AG299

STMicroelectronics S.r.1.

updated by the microcontroller during a reset phase or by the state machine (15) after an EEPROM update.

- 6. Emulated EEPROM memory device according to claim 5, characterized in that said address bus (21) is connected to the input of a RAM buffer (22) which is used for the page updating of the EEPROM including two additional byte (23, 24) for storing the page address during a page updating phase.
- 7. Emulated EEPROM memory device according to claim 1, 10 characterized in that Flash and EEPROM memories operations are controlled through a register interface (7) mapped into the memory (1).
  - Method for emulating the features of a EEPROM memory device incorporated into a memory macrocell (1) which is embedded into an integrated circuit comprising also microcontroller and including ā Flash EEPROM structure formed by a predetermined number of sectors (FO, F1, F2, F3, F4, F5), characterized in that at least two sectors (E0, E1) of the Flash memory structure are used to emulate EEPROM byte alterability by dividing each of said two sector in a pre-determined number of blocks (BLOCK 0, ..., BLOCK3) of the same size and each block in a predetermined number of pages and updating the emulated REPROM memory portion programming different memory locations in a single bit mode.
    - 9. Method according to claim 8, characterized in that at each page update selected page data are moved to the next free block and, when an EEPROM sector is full, all the pages are swapped to the other EEPROM sector.
- 30 10. Integrated microcontroller having an on-board non-

STM003BEP/97AG299

STMicroelectronics S.r.1.

15

20

25

- 36 -

volatile Flash EEPROM memory portion structure formed by a predetermined number of sectors, characterized in that at least two sectors of the Flash memory structure are used to emulate EEPROM byte alterability.

STM003BEP/97AG299

STMicroelectronics S.r.1.


#### ABSTRACT


The invention relates to a method and device to emulate the features of a EEPROM memory device of the type included into a memory macrocell (1) which is embedded into an integrated circuit comprising also a microcontroller and including a Flash EEPROM memory structure formed by a predetermined number of sectors (FO, F1, F2, F3, F4, F5), characterized in that at least two sectors (EO, EI) of the Flash memory structure are used to emulate EEPROM byte alterability.

(Fig. 1)


STM003BEP/97AG299

STMicroelectronics S.r.1.





:30- 9-98 :



224000h FCR 224001h ECR 224002h FSR

FIG. 3A

Sector	Addresses	Max Size
OTP	211F80h to 211FFFh	128 byte
Flash O	000000h to 00FFFFh	64 Kbyte
Flash 1	010000h to 01BFFFh	48 Kbyte
Flash 2	01C000h to 01DFFFh	8 Kbyte
Flash 3	01E000h to 01FFFFh	8 Kbyte
Eeprom	220000h to 2203FFh	1 Kbyte

FIG. 3B

7	6	5	4	3	2	1	0
FWMS	FPAGE	FCHIP	FBYTE	FSECT	FSUSP	PROT	FBUSY


FIG. 3C

7	6	5	4	3	2	1	0
EWMS	EPAGE	ECHIP			W.FIS	FEIEN	EBUSY

FIG. 3D

7	6	5	4	3	2	1	0
FERR	FSS6	FSS5	FS\$4	FSS3	FSS2	FSS1	FSS0

FJG. 3E



211FFCh	NYAPR
211FFDh	NVWPR
21 IFFEh	NVPW DO
211FFFh	NVPWDI

FIG. 4A

Operation	Size	Min	Тур	Max
Page Update	256 byte	160 us	10 ms	30 ms
	512 byte	160 us	15 ms	50 ms
	1 Kbyte	160 us	30 ms	100 ms
Chip Erase	256 byte		35 ms	100 ms
	512 byte		45 ms	1.50 ms
	1 Kbyte		70 ms	300 ms

FIG. 4B

7	6	5	4 `	3	2	1	0
APRA	APRO	APBR	APEE	APEX	PWT2	PWTI	PWT0


FIG. 4C


7	6	5	4	3	2	1	0
TMDIS	PW'OK	WPBR	WPEE	WPR\$3	WPRS2	WPRSI	WPRS0

FIG. 4D

7	6	5	4	3	2	1	0
PWD7	PWD6	PWD5	PWD4	PWD3	PWD2	PWD1	PWD0

FIG. 4E











FIG.


C	C
ر	5
$\succeq$	-
ن	ے














CYCLES per BYTE 100K \* 8 / 1K \* 64 = 51200



CYCLES per BYTE 100K \* 8 / 1K = 800





THIS PAGE BLANK (USPTO)